Multi-layer polysilicon suppression of implant species penetration
US8735958B1 · kind B1 · utility
1Cited by
1References
24Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 27, 2012 |
| Grant date | May 27, 2014 |
| Priority date | — |
| Expiry date | Dec 27, 2032 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D30/6891
Abstract
A blocking semiconductor layer minimizes penetration of implant species into a semiconductor layer beneath the blocking semiconductor layer. The blocking semiconductor layer may have grains with relatively fine or small grain sizes and/or may have a dopant in a relatively low concentration to minimize penetration of implant species into the semiconductor layer beneath the blocking semiconductor layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.