Method for compensating for variations in structures of an integrated circuit
US8881072B2 · kind B2 · utility
0Cited by
10References
25Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Feb 5, 2013 |
| Grant date | Nov 4, 2014 |
| Priority date | — |
| Expiry date | Feb 5, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG03F1/36
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method of for compensating for variations in structures of an integrated circuit. The method includes (a) selecting a mask design shape and selecting a region of the mask design shape; (b) applying a model-based optical proximity correction to all of the mask design shape; and after (b), (c) applying a rules-based optical proximity correction to the selected region of the mask design shape.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.