Hardware acceleration for WWAN technologies
US8898448B2 · kind B2 · utility
9Cited by
6References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 18, 2009 |
| Grant date | Nov 25, 2014 |
| Priority date | — |
| Expiry date | Jun 12, 2032 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY04S40/20
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
Systems and methods for wireless communications are provided. These include data deciphering components, interrupt processing components, adaptive aggregations methods, optimized data path processing, buffer pool processing, application processing where data is formatted in a suitable format for a destination process, and Keystream bank processing among other hardware acceleration features. Such systems and methods are provided to simplify logic designs and mitigate processing steps during wireless network data processing.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.