Instruction and logic to length decode X86 instructions
US8930678B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 26, 2012 |
| Grant date | Jan 6, 2015 |
| Priority date | — |
| Expiry date | Dec 1, 2032 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3808
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Techniques to increase the consumption rate of raw instruction bytes within an instruction fetch unit. An instruction fetch unit according to embodiments of the present invention may include a prefetch buffer, a set of bypass multiplexers, an array of bypass latches, a byte-block multiplexer, an instruction alignment multiplexer, a predecode cache, and an instruction length decoder. Raw instruction bytes may be steered from the bypass latches into macro-instructions for consumption by the instruction length decoder, which may generate micro-instructions from the macro-instructions. Embodiments of the present invention may de-couple a latency for reading raw instruction bytes from the prefetch buffer from consuming raw instruction bytes by the instruction length decoder.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.