Transistors with various levels of threshold voltages and absence of distortions between nMOS and pMOS
US9099354B2 · kind B2 · utility
Assignees
Inventors
Key dates
| Filing date | Jun 19, 2014 |
| Grant date | Aug 4, 2015 |
| Priority date | — |
| Expiry date | Jun 19, 2034 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D86/01
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
The invention relates to an integrated circuit comprising a semi-conducting substrate and first and second cells. Each cell comprises first and second transistors of nMOS and pMOS type including first and second gate stacks including a gate metal. There are first and second ground planes under the first and second transistors and an oxide layer extending between the transistors and the ground planes. The gate metals of the nMOS and of a pMOS exhibit a first work function and the gate metal of the other pMOS exhibiting a second work function greater than the first work function. The difference between the work functions is between 55 and 85 meV and the first work function Wf1 satisfies the relation Wfmg−0.04−0.005*Xge<Wf1<Wfmg−0.03−0.005*Xge.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.