Memory system with command queue reordering
US9135192B2 · kind B2 · utility
11Cited by
9References
9Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 30, 2012 |
| Grant date | Sep 15, 2015 |
| Priority date | — |
| Expiry date | Jan 10, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/1626
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A non-volatile memory system includes a memory controller that receives commands from a host and identifies commands that can be executed in parallel. The order in which commands are received is recorded so that responses may be provided to the host in the same order in which the commands were received.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.