Three-dimensional semiconductor device and method of fabricating the same
US9196525B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | May 13, 2014 |
| Grant date | Nov 24, 2015 |
| Priority date | — |
| Expiry date | May 13, 2034 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Provided are a three-dimensional semiconductor device and a method of fabricating the same. The three-dimensional semiconductor device may include a mold structure for providing gap regions and an interconnection structure including a plurality of interconnection patterns disposed in the gap regions. The mold structure may include interlayer molds defining upper surfaces and lower surfaces of the interconnection patterns and sidewall molds defining sidewalls of the interconnection patterns below the interlayer molds.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.