Latency detection in a memory built-in self-test by using a ping signal
US9245652B2 · kind B2 · utility
0Cited by
12References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 16, 2013 |
| Grant date | Jan 26, 2016 |
| Priority date | — |
| Expiry date | Oct 30, 2033 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/50012
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
In a complex semiconductor device including embedded memories, the round trip latency may be determined during a memory self-test by applying a ping signal having the same latency as control and failure signals used during the self-test. The ping signal may be used for controlling an operation counter in order to obtain a reliable correspondence between the counter value and a memory operation causing a specified memory failure.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.