Cache structure with parity-protected clean data and ECC-protected dirty data
US9250998B2 · kind B2 · utility
0Cited by
6References
29Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 26, 2013 |
| Grant date | Feb 2, 2016 |
| Priority date | — |
| Expiry date | Feb 22, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method includes generating error detection information associated with data to be stored at a cache in response to determining that the data is clean. The method also includes storing the clean data at a first region of the cache. The method further includes generating error correction information associated with data to be stored at the cache in response to determining that the data is dirty. The method also includes storing the dirty data at a second region of the cache.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.