Knowledge-based analog layout generator
US9256706B2 · kind B2 · utility
8Cited by
4References
38Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 3, 2014 |
| Grant date | Feb 9, 2016 |
| Priority date | — |
| Expiry date | Sep 3, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2111/04
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A computer-implemented method for generating a layout of a design includes invoking the computer to receive a schematic representation of the design, generating a connection graph associated with the design, comparing the connection graph with a plurality of connection graphs stored in a database and selecting a layout associated with the matching connection graph in generating the layout of the design.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.