Semiconductor apparatus including output buffer
US9362908B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Feb 23, 2015 |
| Grant date | Jun 7, 2016 |
| Priority date | — |
| Expiry date | Feb 23, 2035 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D84/85
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An output circuit includes first, second and third transistors. The first transistor includes first and second diffusion layers. The third transistor includes third and fourth diffusion layers. The first transistor shares the second diffusion layer with the second transistor and the third transistor shares the third diffusion layer with the second transistor. The second transistor is rendered conductive responsive to an activation of a first signal and non-conductive responsive to an inactivation of the first signal. The first and third transistors are rendered conductive responsive to an activation of a second signal that is different from the first signal and rendered non-conductive responsive to an in activation of the second signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.