MOS transistor and method of manufacturing the same
US9530686B1 · kind B1 · utility
1Cited by
1References
15Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Feb 15, 2016 |
| Grant date | Dec 27, 2016 |
| Priority date | — |
| Expiry date | Feb 15, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/514
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A MOS transistor includes a semiconductor layer resting on an insulator and having a substantially planar upper surface. The semiconductor layer extends down to a first depth in the channel region, and down to a second depth, greater than the first depth, in the source and drain regions. In the channel region, the semiconductor layer is formed from a portion of an upper semiconductor layer of a silicon on insulator substrate. In the source and drain regions, the semiconductor layer is formed by epitaxially grown semiconductor material.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.