Sparse matrix multiplication using a single field programmable gate array module
US9558156B1 · kind B1 · utility
61Cited by
1References
15Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 24, 2015 |
| Grant date | Jan 31, 2017 |
| Priority date | — |
| Expiry date | Nov 24, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F17/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
According to some embodiments, a computer-implemented method for performing sparse matrix dense matrix (SpMM) multiplication on a single field programmable gate array (FPGA) module comprising a k-stage pipeline is described. The method may include interleaving k-stage threads on the k-stage pipeline comprising a plurality of threads t0 to tk-1, wherein a first result of thread t0 is ready one cycle after the first input of thread tk-1 is fed into the pipeline, and outputting a result matrix Y.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.