Packaging solutions for devices and systems comprising lateral GaN power transistors
US9589868B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 9, 2016 |
| Grant date | Mar 7, 2017 |
| Priority date | — |
| Expiry date | Mar 9, 2036 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/17747
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
Packaging solutions for large area, GaN die comprising one or more lateral GaN power transistor devices and systems are disclosed. Packaging assemblies comprise an interposer sub-assembly comprising the lateral GaN die and a leadframe. The GaN die is electrically connected to the leadframe using bump or post interconnections, silver sintering, or other low inductance interconnections. Then, attachment of the GaN die to the substrate and the electrical connections of the leadframe to contacts on the substrate are made in a single process step. The sub-assembly may be mounted in a standard power module, or alternatively on a substrate, such as a printed circuit board. For high current applications, the sub-assembly also comprises a ceramic substrate for heat dissipation. This packaging scheme provides interconnections with lower inductance and higher current capacity, simplifies fabrication, and enables improved thermal matching of components, compared with conventional wirebonded power modules.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.