Direct memory access descriptor processing
US9715464B2 · kind B2 · utility
1Cited by
5References
6Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 27, 2015 |
| Grant date | Jul 25, 2017 |
| Priority date | — |
| Expiry date | Nov 11, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/42
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Hardware accelerated synchronization of data movement across multiple direct memory access (DMA) engines is provided using techniques in which the order of descriptor processing is guaranteed for scenarios involving a single CPU and multiple DMA engines as well as those involving multiple CPUs and multiple DMA engines.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.