Memory nest efficiency with cache demand generation
US9740618B2 · kind B2 · utility
0Cited by
1References
9Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 11, 2015 |
| Grant date | Aug 22, 2017 |
| Priority date | — |
| Expiry date | Sep 11, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/603
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Embodiments of the disclosure relate to optimizing a memory nest for a workload. Aspects include an operating system determining the cache/memory footprint of each work unit of the workload and assigning a time slice to each work unit of the workload based on the cache/memory footprint of each work unit. Aspects further include executing the workload on a processor by providing each work unit access to the processor for the time slice assigned to each work unit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.