Automatic generation of properties to assist hardware emulation
US9760663B2 · kind B2 · utility
2Cited by
44References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 30, 2015 |
| Grant date | Sep 12, 2017 |
| Priority date | — |
| Expiry date | Oct 30, 2035 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/30
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Analysis of a first verification test suite automatically generates properties that may be directly used in a subsequent verification test suite. For example, an IP module may be verified by executing a software simulation test suite. The resulting data is accessed and analyzed to detect a set of properties of the software simulation test suite. A set of emulator-synthesizable properties are selected from the set of detected properties. The emulator-synthesizable properties are suitable for incorporation in a hardware emulation test suite used to test the SoC.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.