Enhancing lifetime of non-volatile cache by reducing intra-block write variation
US9767043B2 · kind B2 · utility
0Cited by
3References
21Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 28, 2014 |
| Grant date | Sep 19, 2017 |
| Priority date | — |
| Expiry date | Mar 28, 2034 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/121
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method, a system and a computer-readable medium for writing to a cache memory are provided. The method comprises maintaining a write count associated with a set, the set containing a memory block associated with a physical block address. A mapping from a logical address to the physical address of the block is also maintained. The method shifts the mapping based on the value of the write count and writes data to the block based on the mapping.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.