Efficient bitline driven one-sided power collapse write-assist design for SRAMs
US9865334B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Dec 2, 2016 |
| Grant date | Jan 9, 2018 |
| Priority date | — |
| Expiry date | Dec 2, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A voltage supply circuit for a memory cell including a first circuit coupled between a first voltage supply and a first voltage supply terminal of the memory cell, and a second circuit coupled between the first voltage supply and a second voltage supply terminal of the memory cell. The first circuit is controlled by a first bit line of the memory cell, and the second circuit is controlled by a second bit line of the memory cell. The first and second circuits provide the first supply voltage to the first and second voltage supply terminals of the memory cell, respectively, during a pre-charge phase. During a write operation, only one of the first circuit and the second circuit provides the first supply voltage to the memory cell, and the other one of the first circuit and the second circuit provides an adjusted voltage (e.g., a collapsed voltage) to the memory cell.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.