Single chip frame buffer and graphics accelerator
USRE41565E1 · kind E1 · reissue
2Cited by
22References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Oct 15, 2007 |
| Grant date | Aug 24, 2010 |
| Priority date | — |
| Expiry date | Oct 15, 2027 |
Classification
- Technology area (CPC —)General
Abstract
A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.