Shared error detection and correction memory
US10008287B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 22, 2016 |
| Grant date | Jun 26, 2018 |
| Priority date | — |
| Expiry date | Aug 18, 2036 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/76
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Apparatuses and methods for an interface chip are described. An example apparatus includes a first chip. The first chip includes, on a single semiconductor substrate, first terminals, circuit groups, and terminal groups corresponding to the circuit groups, each of the circuit groups including circuit blocks. A control circuit in the first chip selects one of the circuit groups and electrically couples the first terminals to the circuit blocks of the selected circuit group. Second terminals are included in each of the terminal groups. A number of all of the second terminals in each of the terminal groups is smaller than a number of all of the circuit blocks in the corresponding circuit group. The first chip further includes, for example, a remapping circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.