Fast multi-width instruction issue in parallel slice processor
US10120693B2 · kind B2 · utility
1Cited by
3References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 29, 2018 |
| Grant date | Nov 6, 2018 |
| Priority date | — |
| Expiry date | Mar 29, 2038 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3887
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Fast issuance and execution of a multi-width instruction across multiple slices in a parallel slice processor core is supported in part through the use of an early notification signal passed between issue logic associated with multiple slices handling that multi-width instruction coupled with an issuance of a different instruction by the originating issue logic for the early notification signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.