Optimizing library cells with wiring in metallization layers
US10796056B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 21, 2018 |
| Grant date | Oct 6, 2020 |
| Priority date | — |
| Expiry date | Jan 12, 2039 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/78
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Original cell design rule violations with respect to a second wiring layer are identified, while conductors of the second wiring layer are in an original position. The conductors of the second wiring layer are offset into different offset positions, and then the process of identifying violations is repeated for each of the offset positions. With this, metrics are generated for the original cell for the original position and each of the offset positions. Then, the original cell or the pitch of the second wiring layer are altered to produce alterations. The processes of identifying violations, offsetting conductors in the second wiring layer, repeating the identification of violations for all offsets, and generating metrics are repeated for each of the alterations. The original cell or one of the alterations is then selected, based on which cell produces the lowest number of violations of the design rules.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.