Translation lookaside buffer in a switch
US10884626B2 · kind B2 · utility
1Cited by
13References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 15, 2018 |
| Grant date | Jan 5, 2021 |
| Priority date | — |
| Expiry date | Jun 15, 2038 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/682
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Examples of the present disclosure provide apparatuses and methods related to a translation lookaside buffer in memory. An example method comprises receiving a command including a virtual address from a host translating the virtual address to a physical address on volatile memory of a memory device using a translation lookaside buffer (TLB).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.