Technique for computational nested parallelism
US10915364B2 · kind B2 · utility
0Cited by
7References
27Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 2, 2016 |
| Grant date | Feb 9, 2021 |
| Priority date | — |
| Expiry date | May 14, 2037 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2209/483
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Apparatuses, systems, and techniques for performing nested kernel execution within a parallel processing subsystem. In at least one embodiment, a parent thread launches a nested child grid on the parallel processing subsystem, and enables the parent thread to perform a thread synchronization barrier on the child grid for proper execution semantics between the parent thread and the child grid.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.