Generating error checking data for error detection during modification of data in a memory sub-system
US11068336B2 · kind B2 · utility
1Cited by
0References
17Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jul 12, 2019 |
| Grant date | Jul 20, 2021 |
| Priority date | — |
| Expiry date | Oct 3, 2039 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F3/0673
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A request to store a first data is received. The first data and a first error-checking data are received. The first error-checking data can be based on a cyclic redundancy check (CRC) operation of the first data. A second data is generated by modifying the first data. A second error-checking data of the second data is generated by using the first error-checking data and a difference between the first data and the second data.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.