Methods and apparatuses for signal translation in a buffered memory
US11088895B2 · kind B2 · utility
1Cited by
14References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | May 22, 2020 |
| Grant date | Aug 10, 2021 |
| Priority date | — |
| Expiry date | May 22, 2040 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2211/5642
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
According to one embodiment, a data buffer is described. The data buffer comprises a first input/output circuit configured to receive and provide a first signal encoded according to a first communications protocol, a second input/output circuit configured to receive and provide a second signal encoded according to a second communications protocol, and a conversion circuit coupled to the first and second input/output circuits and configured to convert the first signal to the second signal and to convert the second signal to the first signal.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.