Training and operations with a double buffered memory topology
US11294830B2 · kind B2 · utility
4Cited by
4References
18Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 1, 2020 |
| Grant date | Apr 5, 2022 |
| Priority date | — |
| Expiry date | Apr 1, 2040 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/1778
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
System and method for training and performing operations (e.g., read and write operations) on a double buffered memory topology. In some embodiments, eight DIMMs are coupled to a single channel. The training and operations schemes are configured with timing and signaling to allow training and operations with the double buffered memory topology. In some embodiments, the double buffered memory topology includes one or more buffers on a system board (e.g., motherboard).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.