Integrated circuit including bipolar transistors
US11818901B2 · kind B2 · utility
0Cited by
2References
19Claims
0Family size
Assignees
Inventors
Key dates
| Filing date | Sep 29, 2021 |
| Grant date | Nov 14, 2023 |
| Priority date | — |
| Expiry date | Jan 18, 2042 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10N70/826
Abstract
The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.