Constraints and objectives used in synthesis of a network-on-chip (NoC)
US12135928B2 · kind B2 · utility
0Cited by
47References
7Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 5, 2023 |
| Grant date | Nov 5, 2024 |
| Priority date | — |
| Expiry date | Dec 5, 2043 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2115/08
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A tool for executing performance-aware topology synthesis of a network, such as a network-on-chip (NoC). The tool is provided with network information. The tool uses the network information to automatically stabilizes data width and clock speed for each element in the network that meet the network's constraints and performance requirements. The tool is able to provide the performance-aware topology synthesis rapidly, while honoring the objectives and the network's constraints.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.