Multichannel memory arbitration and interleaving scheme

US12353336B2 · kind B2 · utility

Assignee

• TEXAS INSTRUMENTS INCORPORATED · US

Inventors

• Daniel Wu · Dallas, US
• Abhishek Shankar · Sugar Land, US
• Mihir Narendra Mody · Kanchinakote, IN
• Gregory Raymond Shurtz · Houston, US
• Jason A. T. Jones · Richmond, US
• Hemant Hariyani · Plano, US

Key dates

• Filing date: Mar 8, 2024
• Grant date: Jul 8, 2025
• Expiry date: Mar 8, 2044

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F13/1642
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

Arbitration and interleaving are performed with respect to memory requests in a memory controller that includes a set of interfaces, each configured to be coupled to a respective one of multiple external requestors, in which each interface receives memory requests from its associated external requestor. The memory controller further includes multiple sets of memory channel queues, one set for each interface, and multiple requestor arbitration modules, each associated with and coupled to a respective one of the multiple sets of memory channels. The memory controller further includes an interconnect coupled to the multiple requestor arbitration modules. The interconnect includes multiple external memory arbitration modules. Each of the requestor arbitration modules applies an arbitration algorithm to arbitrate among the memory requests in the associated set of memory channel queues. Each of the external memory arbitration modules also applies an arbitration algorithm to arbitrate among memory requests presented by the requestor arbitration modules.