Semiconductor package and method of bonding workpieces
US12406970B2 · kind B2 · utility
0Cited by
1References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 17, 2024 |
| Grant date | Sep 2, 2025 |
| Priority date | — |
| Expiry date | Jan 17, 2044 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2225/1082
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A semiconductor package includes a first semiconductor device and a second semiconductor device. The first semiconductor device includes a first alignment pattern having a plurality of first scale patterns arranged in a first direction. The second semiconductor device is mounted over the first semiconductor device and includes a second alignment pattern having a plurality of second scale patterns arranged in a second direction parallel to the first direction, and a scale pitch of the first scale patterns is different from a scale pitch of the second scale patterns.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.