Method of making improved twin wells for CMOS devices by controlling spatial separation
US4516316A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Mar 27, 1984 |
| Grant date | May 14, 1985 |
| Priority date | — |
| Expiry date | Mar 27, 2004 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S438/911
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
An improved method for forming complementary wells in a substrate is disclosed. A polysilicon layer is applied to the substrate, and the polysilicon layer is doped. An oxidation barrier layer is applied over the doped polysilicon layer. A portion of the doped polysilicon and oxidation layers are removed to expose a well region of one conductivity type in the substrate, and the well is then implanted in the exposed region. The surface of the well, and the polysilicon layer proximate the well beneath the oxidation barrier layer, are then steam oxidized until the lateral desired oxide penetration into the polysilicon layer beneath the oxidation barrier layer has been reached. This forms an oxide masking layer covering and extending beyond the formed well. The remaining oxide barrier layer is then removed to expose a well region of the other conductivity type. This second well region is spaced from the well region already formed by the extended oxide masking layer. The second well is then implanted. With the complementary wells implanted, the oxide masking layer is removed, and the wells are driven to the desired depth.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.