Method of forming metal-strapped polysilicon gate electrode for FET device
US4755478A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Aug 13, 1987 |
| Grant date | Jul 5, 1988 |
| Priority date | — |
| Expiry date | Aug 13, 2007 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D64/017
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A process for forming a planarized, low sheet resistance FET. A gate stack is defined on an exposed surface of a semiconductor substrate, the gate stack including a gate mask disposed on a patterned polysilicon layer. First and second diffusion having first and second silicide electrodes are then formed on the substrate, to provide low sheet resistance source and drain electrodes. An insulating layer is then formed on the substrate, and is planarized to expose an upper surface of the gate mask. The gate mask is then removed in wet H.sub.3 PO.sub.4 to define an aperture in the insulating layer that exposes the polysilicon layer, and a conductive material is selectively grown on the substrate to provide a metal-strapped polysilicon gate electrode that is relatively co-planar with the planarized insulating layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.