Integrated circuit package

US5016087A · kind A · utility

Assignee

• International Business Machines Corporation · US

Inventors

• Werner Haug · Thalwil, CH
• Erich Klink · Schenefeld, DE
• Karl E. Kroll · Altdorf, DE
• Thomas Ludwig · Sindelfingen, DE
• Helmut Schettler · Waldenbuch, DE
• Rainer Stahl · Nuremberg, DE
• Otto Wagner · Edenkoben, DE

Key dates

• Filing date: Feb 15, 1990
• Grant date: May 14, 1991
• Expiry date: Feb 15, 2010

Classification

• Technology area (CPC Y): Emerging Cross-Sectional Technologies
• CPC primary: Y10S438/901
• WIPO field: Semiconductors
• WIPO sector: Electrical engineering

Abstract

Integrated circuit package comprising a power supply distribution wiring and a chip interconnection signal wiring both formed on the top surface of a passive semiconductor interconnection carrier (2) in which a power supply decoupling capacitor is implemented. Spaced wells (4) of a first conductivity type are provided in the surface of said carrier of a second conductivity type. The power supply distribution wiring comprises first and second conductive lines (5,6) within a first wiring level (WL1). Said first conductive lines (5) are deposited on the surface areas of said wells (4) in an ohmic contact relationship and said second conductive lines (6) are deposited on the surface areas of said carrier (2) between said wells (4) in an ohmic contact relationship. Said first and second conductive lines are connected to first second terminals of the power supply, respectively, so that the junction capacitance between said wells (4) and the carrier material (2) embedding said wells forms said decoupling capacitor. At least one active integrated circuit chip (1) is mounted and electrically connected to the passive semiconductor interconnection carrier (2).