Cache memory integrated circuit for use with a synchronous central processor bus and an asynchronous memory bus
US5228134A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jun 4, 1991 |
| Grant date | Jul 13, 1993 |
| Priority date | — |
| Expiry date | Jun 4, 2011 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/0879
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit implements a cache static random access memory (SRAM) storage element which includes a central processor unit (CPU) bus interface incorporating multiplexers and buffers circuits for optimizing burst read and write operations across the CPU bus. Theses circuits allow a full cache line to be read/written in a single access of the SRAM array. Control logic is utilized within the CPU bus interface for controlling CPU bursts in the order defined by the CPU. The memory bus interface includes internal buffers used in performing memory bus reads, write-throughs, write-backs and snoops. Tracking logic is employed for determining the appropriate internal buffer to be utilized for a particular memory bus cycle. Additionally, a data path is included for transparently passing data between the CPU and memory bus interfaces without disturbance of the SRAM array.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.