Exception handling processor for handling first and second level exceptions with reduced exception latency
US5237700A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 21, 1990 |
| Grant date | Aug 17, 1993 |
| Priority date | — |
| Expiry date | Mar 21, 2010 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3863
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor having improved exception handling capability handles second level exceptions with reduced exception latency. The processor processes instructions in order through a plurality of serial stages. A first set of registers continuously tracks each instruction as it advances from stage to stage. An exception handles processes first level exception conditions and precludes updating of the first set of registers when it processes first level exception conditions to permit the processor to restart at the point of a first level exception condition. A second set of registers continuously tracks the instruction in tandem with the first set of registers, but is updatable during the processing of first level exception conditions by the exception handles. A monitor processes second level exception conditions occurring in the exception handler and precludes the second set of registers from being updated when it processes the second level exception conditions to permit the exception handler to restart from the point of the occurrence of a second level exception condition.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.