Memory system having programmable flow control register
US5619453A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 28, 1995 |
| Grant date | Apr 8, 1997 |
| Priority date | — |
| Expiry date | Jul 28, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C29/16
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A non-volatile memory system having means for altering the sequence of operations carried out under the control of an internal state machine which controls the data processing operations performed on the memory system. A flow control register is used to bypass an operation that would be carried out during the normal functioning of the memory system, where the register contains data bits which can be set to alter the operation of the internal state machine. The memory system is first placed into a test mode which is not accessible under the normal operating conditions. After entering the test mode, data can be written to or read from the flow control register. The data in the flow control register is used to alter the process flow of the memory system, thereby allowing a system designer to monitor how changes in the process flow improve the operation of the system. The present invention can be used to optimize the overall performance of the memory system or to investigate how each step in the process flow impacts later steps.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.