Prober and tester with contact interface for integrated circuits-containing wafer held docked in a vertical plane
US5656942A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jul 21, 1995 |
| Grant date | Aug 12, 1997 |
| Priority date | — |
| Expiry date | Jul 21, 2015 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/2887
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A tester for testing integrated circuits-containing semiconductor wafers or substrates, includes a vertically oriented performance board with. D/A converters mounted and pin connected immediately therebehind. A prober including a vertical array of connector pins mounts a vertical probe card and a vertically-mounted chuck on which a vertically-oriented wafer or substrate is held. One of the tester and prober are moved with respect to the other to dock and latch the tester and prober together. Simultaneously the array of connector pins is electrically connected to electrical connectors on the performance board and probe needles extending from a probe board on the probes are placed into test contact with contact pads on the integrated circuits on the wafer or substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.