Method and structure for generating a boosted word line voltage and a back bias voltage for a memory array
US5703827A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 29, 1996 |
| Grant date | Dec 30, 1997 |
| Priority date | — |
| Expiry date | Feb 29, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/4085
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and structure for generating a boosted word line voltage for a memory array, such as a DRAM array. To ensure that an adequate voltage is applied to the word line of the memory array during write operations, the word line driver circuit is connected to a boost voltage generator which provides a substantially constant, regulated voltage which is boosted to a level which is approximately equal to the V.sub.CC supply voltage plus the threshold voltage of the memory cell pass transistor. A bias voltage generator provides a negative voltage which is used to bias the substrate of the memory array. The boosted voltage generator and the bias voltage generator can be operated in response to the same clock signal used to operate the memory array. A latch-up prevention circuit is provided to ensure that the word line driver circuit does not latch-up during power-on before an adequate boost voltage has been established.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.