Method of making capacitor and conductive line constructions
US5773341A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Jan 18, 1996 |
| Grant date | Jun 30, 1998 |
| Priority date | — |
| Expiry date | Jan 18, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10B12/033
Abstract
A semiconductor processing method of forming a capacitor construction includes, a) providing a pair of electrically conductive lines having respective electrically insulated outermost surfaces; b) providing a pair of sidewall spacers laterally outward of each of the pair of conductive lines; c) etching material over the pair of conductive lines between the respective pairs of sidewall spacers selectively relative to the sidewall spacers to form respective recesses over the pair of conductive lines relative to the sidewall spacers, the etching leaving the outermost conductive line surfaces electrically insulated; d) providing a node to which electrical connection to a capacitor is to be made between the pair of conductive lines, one sidewall spacer of each pair of sidewall spacers being closer to the node than the other sidewall spacer of each pair; e) providing an electrically conductive first capacitor plate layer over the node, the one sidewall spacer of each of sidewall spacers, and within the respective recesses; and f) providing a capacitor dielectric layer and a second capacitor plate layer over the first capacitor plate layer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.