Apparatus and method for performing branch target address calculation and branch prediciton in parallel in an information handling system
US5796998A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Nov 21, 1996 |
| Grant date | Aug 18, 1998 |
| Priority date | — |
| Expiry date | Nov 21, 2016 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3851
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus and method for fetching instructions in an information handling system operating at a predetermined number of cycles per second includes an instruction cache for storing instructions to be fetched. Branch target calculators are operably coupled to instruction queues and to a fetch address selector for determining, in parallel, if instructions in the instruction queues are branch instructions and for providing, in parallel, a target address for each of the instruction queues to the fetch address selector such that the fetch address selector can provide the instruction cache with one of the plurality of target addresses as the next fetch address. Decoding of instructions, calculating the target addresses of branch instructions, and resolving branch instructions are performed in parallel instead of sequentially and, in this manner, back-to-back taken branches can be executed at a rate of one per cycle.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.