Instruction queue scanning using opcode identification
US5896518A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Feb 4, 1997 |
| Grant date | Apr 20, 1999 |
| Priority date | — |
| Expiry date | Feb 4, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/3858
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A superscalar complex instruction set computer ("CISC") processor (100) having a reduced instruction set computer ("RISC") superscalar core (110) includes an instruction cache (104) which identifies and marks raw x86 instruction start and end points and encodes "pre-decode" information, a byte queue (106) which is a queue of aligned instruction and pre-decode information of the "predicted executed" state, and an instruction decoder (108) which generates type, opcode, and operand pointer values for RISC-like operations (ROPs) based on the aligned pre-decoded x86 instructions in the byte queue. The instruction decoder includes in each dispatch position a logic-based conversion path, a memory-based conversion path, and a common conversion path for converting CISC instructions to ROPs. An ROP multiplexer (400) directs x86 instructions from the byte queue to the conversion paths. The ROP multiplexer includes scan logic (690) which rapidly scans the byte queue to generate for each dispatch position an array of bits (ISELx) that identifies the location of the opcode, and ROP information signals (ROPxNUM, ROPxDIFF, PGNXTx!). The scan logic is segregated into groups of bit processing logic …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.