Apparatus and method for reducing the cache miss penalty in a virtual addressed memory system by using a speculative address generator and an accurate address generator
US5900022A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Sep 3, 1997 |
| Grant date | May 4, 1999 |
| Priority date | — |
| Expiry date | Sep 3, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F12/1054
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An apparatus and method for reducing the cache miss penalty in a virtual memory system is provided. The virtual memory system includes a processor core which generates virtual addresses and a cache configured to supply information in response to receipt of physical addresses. The apparatus includes a logical-to-physical translation unit which converts the virtual addresses generated by the processor core to physical addresses. The logical-to-physical translation unit includes an accurate translation unit, a speculative translation unit, and a comparing unit. The accurate translation unit accurately converts logical addresses to physical addresses. The speculative translation unit generates and transmits a speculative physical address to the cache before the accurate translation unit completes generation of the accurate physical address. When the accurate translation unit completes generation of the accurate physical address, the comparing unit compares the accurate physical address with the speculative physical address. If the accurate physical address does not match the speculative physical address, the transmission of the speculative physical address to the cache is aborted, and …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.