Dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6037664A · kind A · utility
186Cited by
2References
26Claims
0Family size
Inventors
Key dates
| Filing date | Mar 31, 1998 |
| Grant date | Mar 14, 2000 |
| Priority date | — |
| Expiry date | Mar 31, 2018 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S438/902
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A technique for fabricating a dual damascene interconnect structure using a low dielectric constant material as a dielectric layer or layers. A low dielectric constant (low-.epsilon.) dielectric material is used to form an inter-level dielectric (ILD) layer between metallization layers and in which via and trench openings are formed in the low-.epsilon. ILD. The dual damascene technique allows for both the via and trench openings to be filled at the same time.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.