Method for fabricating trench-isolation structure
US6069057A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | May 18, 1998 |
| Grant date | May 30, 2000 |
| Priority date | — |
| Expiry date | May 18, 2018 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY10S148/05
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method of fabricating a trench-isolation structure is provided. The fabricated trench-isolation structure in accordance with the present invention is formed on a semiconductor substrate. Sequentially, a buffer layer and a first isolating layer are formed to overlie the semiconductor substrate. After the first isolating layer is patterned to form an opening, the step of forming spacers on the sidewall of the opening follows. At the same time, within the range of the opening the portion of the buffer layer not covered by the spacers is removed to expose a portion of the semiconductor substrate. Then, the exposed semiconductor substrate is etched to form a trench. After a second isolating layer is formed on the peripherals of the trench, an isolation plug is filled in the trench.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.