Memory controller performing a mid transaction refresh and handling a suspend signal
US6125425A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Mar 29, 1996 |
| Grant date | Sep 26, 2000 |
| Priority date | — |
| Expiry date | Mar 29, 2016 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K3/0082
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for performing a mid transaction refresh of DRAM and handling a suspend signal from a master. A timer is used to provide a refresh request at predetermined intervals. The refresh request is made to a DRAM state machine. The DRAM state machine performs a DRAM refresh responsive to the refresh request. The refresh is performed by manipulating the RAS and CAS signal while showing a master of the transaction a series of wait states. The suspend signal from the master is received by a DRAM state machine. The DRAM state machine will loop within its then current state as long as the suspend signal is asserted. The RAS, CAS and other control signals are maintained in the states existing when the suspend signal was asserted unless external signals (e.g., a refresh request) force a change in state of the control signals. At least one CAS state machine handles the assertion of CAS. The CAS state machine is suspended responsive to the suspend signal and will bounce between a suspend state and a predetermined state as long as the suspend signal is asserted. The CAS state machine will be suspended if at all before the falling edge of a write transfer, or before the rising …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.