Memory with combined synchronous burst and bus efficient functionality
US6163500A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Sep 2, 1999 |
| Grant date | Dec 19, 2000 |
| Priority date | — |
| Expiry date | Sep 2, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C11/417
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory device is described which is operable in both a synchronous mode and a bus efficient mode (BE). Address and data register circuitry provide multiple propagation paths which can be selected based upon the operating mode and function performed. These features allow one memory device to be manufactured for multiple commercial applications. The address and data register circuitry have first and second paths, wherein the second paths are longer than the first paths. Control circuitry is provided to select the desired paths. During a synchronous and BE read operations, the first path of both the address and data register circuitry is selected. During BE write operations, the second path of the address register circuitry is selected. If the BE is operating in non-pipelined mode, the second path of the data register circuitry is selected. Finally, if the BE is operating in pipelined mode, the first path of the data register circuitry is selected following a write operation, and the second path of the data register circuitry is selected following a read operation.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.