Method and apparatus for controlling and observing data in a logic block-based asic
US6223313A · kind A · utility
Assignee
Inventors
Key dates
| Filing date | Dec 5, 1997 |
| Grant date | Apr 24, 2001 |
| Priority date | — |
| Expiry date | Dec 5, 2017 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/318516
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A system for testing an integrated circuit, and particularly a gate array, is disclosed which includes, prior to coupling the array to form a user-designed circuit, predesigned logic that enables testing of the user-designed circuit. The predesigned logic allows logic blocks in the array to operate in "freeze" mode or to operate in normal mode, where normal mode is defined by the user-designed circuit. Much of the same circuitry in the logic blocks is, in fact, used in both modes of operation, thus minimizing circuitry added due to test. When the logic blocks are selected to be frozen, the logic blocks behave as a series of daisy-chained master-slave flip-flops. Stimulus data is shifted into the array and captured data is shifted out of the array through the daisy-chained flip-flops. Nonetheless, when data is shifted into and out of the daisy-chained flip-flops, the master latch and the slave latch of each flip-flop can be set to receive independent values and the data captured by each of the master and slave latches can be independently shifted out and analyzed. Although when frozen, the logic blocks behave as daisy-chained flip-flops, use of the logic blocks for testing purposes …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.