Methods to modify wet by dry etched via profile
US6277757A · kind A · utility
Assignee
Inventor
Key dates
| Filing date | Jun 1, 1999 |
| Grant date | Aug 21, 2001 |
| Priority date | — |
| Expiry date | Jun 1, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L21/76804
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
A method for fabricating funnel-shaped vias in semiconductor devices with an improved profile amelioration of the sharp angles at the onset of the via and at the intersection between the wet etch section (i.e., the bowl-shaped section) and the dry etch section (i.e., the straight section). The method includes the following main steps: (1) using PECVD to deposit a base dielectric layer on a wafer; (2) depositing a bottom dielectric layer on the base dielectric layer, the bottom dielectric layer having a first predetermined etch removal rate; (3) depositing at least one profile modifying dielectric layer on the bottom dielectric layer; (4) depositing a top dielectric layer on top of the at least one profile modifying dielectric layer, the top dielectric layer has a second predetermined etch removal rate, wherein the second predetermined etch removal rate is higher than the first predetermined etch removal rate; (5) forming a photoresist layer on the top dielectric layer, the photoresist layer containing an opening so as to allow a via to be formed through the multiplicity of dielectric layers; (6) using a simultaneous wet-and-dry etching process to form a funnel-shaped via in the mul…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.